Back to marketplace

1.1 Processor Components

No description yet. This curated deck is ready for daily study.

Total cards: 24•Content version: v4•Public deck•Updated: 8/1/2026

Card preview (24)

#1
Front (Question)

Control Unit

Back (Answer)

The part of the CPU that coordinates the activity of all other components

#2
Front (Question)

What are control signals?

Back (Answer)

Signals that are sent along the control bus between the control unit and the other components of the computer

#3
Front (Question)

What is a bus?

Back (Answer)

Consist of a series of connectors that transfer signals between internal components

#4
Front (Question)

System bus

Back (Answer)

Consists of three separate buses carrying control signals, addresses and data

#5
Front (Question)

List some control signals:

Back (Answer)

• Memory Read • Memory write • Bus request • Bus grants • Clock

#6
Front (Question)

Memory Read

Back (Answer)

Causes data from the addressed location in RAM to be placed on the data bus

#7
Front (Question)

Memory write

Back (Answer)

Causes data on the data bus to be written into the addressed location in RAM

#8
Front (Question)

Bus Request

Back (Answer)

Indicates that a device is requesting use of the data bus

#9
Front (Question)

Bus grant

Back (Answer)

Indicates that the CPU has granted access to the data bus

#10
Front (Question)

Clock

Back (Answer)

Used to synchronise operations

#11
Front (Question)

What does the ALU do?

Back (Answer)

• Component performs arithmetic, logical and shift operations on data • Arithmetic operations, Add, Subtract, Multiply and Divide • Logical operations: AND, OR, NOT, XOR • Shift operations: Move bits to the left or right within a register

#12
Front (Question)

Accumulator

Back (Answer)

A general purpose register used to store the outputs of the ALU

#13
Front (Question)

Give the different dedicated registers

Back (Answer)

• Program Counter • Current Instruction Register • Memory Address Register • Memory Data Register • Accumulator

#14
Front (Question)

Fetch-execute cycle

Back (Answer)

Processors operate in defined stages that are used to cary out program instructions

#15
Front (Question)

Program Counter

Back (Answer)

Holds the memory address of the next instruction to be executed

#16
Front (Question)

Current Instruction Register

Back (Answer)

Holds the current instruction, which is split into opcode and operand

#17
Front (Question)

Memory Address Register

Back (Answer)

Holds the address in memory where the processor is required to fetch or store data from or to

#18
Front (Question)

Memory Data Register

Back (Answer)

Temporarily holds data moving between the processor and main memory

#19
Front (Question)

Accumulator

Back (Answer)

To hold intermediate results of an instruction

#20
Front (Question)

Fetch step 1

Back (Answer)

Address of next instruction transferred from PC to MAR

#21
Front (Question)

Fetch Step 2

Back (Answer)

Instruction stored in location addressed by MAR is transferred to MDR

#22
Front (Question)

Fetch Step 3

Back (Answer)

PC incremented by 1

#23
Front (Question)

Fetch Step 4

Back (Answer)

Instruction transferred from MDR to CIR

#24
Front (Question)

Decode step 5

Back (Answer)

Instruction held in the CIR is decoded