Back to marketplace

COMPUTER SYSTEMS

No description yet. This curated deck is ready for daily study.

Total cards: 16•Content version: v4•Public deck•Updated: 8/1/2026

Card preview (16)

#1
Front (Question)

Program counter

Back (Answer)

Memory location of current instruction

#2
Front (Question)

Memory data register

Back (Answer)

Data fetched from memory

#3
Front (Question)

Memory address register

Back (Answer)

Stores address of next data/instruction to be fetched from memory

#4
Front (Question)

Accumulator

Back (Answer)

Stores results of calculatations

#5
Front (Question)

What are data buses

Back (Answer)

Data flows

#6
Front (Question)

Types of buses

Back (Answer)

Data bus, control bus, address bus

#7
Front (Question)

What is pipelining

Back (Answer)

When you start the next job while one is currently still being executed

#8
Front (Question)

Optical storage devices

Back (Answer)

CD DVD BLUE RAY

#9
Front (Question)

example of volatile and non volatile memory

Back (Answer)

Volatile ram Non rom

#10
Front (Question)

What is von Neumann arch

Back (Answer)

Single control unit, everything sent along the data bus

#11
Front (Question)

Harvard arch

Back (Answer)

Data and instructions are stored separately in memory

#12
Front (Question)

RISC vs CISC

Back (Answer)

RISC has less instructions, most instructions work on registers CISC has more transitory and is more expensive

#13
Front (Question)

LAW OF COMMUTATION

Back (Answer)

ORDER OF EXPRESSIONS DOES NOT MATTER.

#14
Front (Question)

LAW OF DISTRIBUTION

Back (Answer)

A AND (B OR C) = A AND B, OR, A AND C (EXPAND BRACKETS LIKE ALGEBRA) Same other way round

#15
Front (Question)

3 steps for DE MORGANS LAW

Back (Answer)

1 change and to or, OR change or to and inside brackets 2. Not the terms either side of the operator inside the bracket 3 not the outside bracket, and simplify double negation

#16
Front (Question)

Two ways RAM is divided and what it does (4)

Back (Answer)

PAGING MEMORY IN FIXED SIZE UNITS SEGMENTATION MEMORY DIVIDED INTO VARIABLE SIZE UNITS