Back to marketplace

CO1 WEEK 5 FDE CYCLE

No description yet. This curated deck is ready for daily study.

Total cards: 5•Content version: v4•Public deck•Updated: 8/1/2026

Card preview (5)

#1
Front (Question)

What are the three parts of the FDE cycle?

Back (Answer)

Fetch-instruction fetched from memory Decode- the cpu decodes the instruction and prepares other areas of chip Execute- preforms the instructions

#2
Front (Question)

What is the FDE cycle?

Back (Answer)

PC->MAR-address of instruction executed (held in PC)is copied to MAR Memory address->MDR - instruction held at that address is placed in MDR PC-Increments by 1 - MDR->CIR - Contents of MDR copied to CIR frees up MDRSon Execute phase -CIR decode and execute - Instruction in CIR is decoded and then executed

#3
Front (Question)

Describe FETCH part of the cycle.

Back (Answer)

Value from PC loaded into MAR. Fetch Signal sent down the control bus and this sends value in MAR down the address bus. Contents of memory of specified location sent down data bus stored in MDR. Copied to CIR. PC then incremented.

#4
Front (Question)

Describe DECODE part of cycle.

Back (Answer)

Contents of CIR sent to Control Unit. It decodes the instruction. If necessary also brings data for instruction to use and stores in appropriate registers.

#5
Front (Question)

Describe EXECUTE part of cycle

Back (Answer)

CU and/or ALU carries out the instruction stored in CIR and cycle begins again!